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Abstract
This paper aims to provide qualitative and quantitative answers to questions related to the impact of transistor-level design param-
eters upon the performance and accuracy of static and dynamic translinear (TL) circuits in subthreshold CMOS. A methodical,
step-by-step, symbolic analysis, exploiting a simplified EKV-based approximation is performed upon customary static TL topolo-
gies, including the four MOS transistor (MOST) multiplier/divider, the squarer circuit and the alternating formation of a six MOST
multiplier/divider. The logarithmic integrator is treated as a typical dynamic TL analysis example. The produced EKV-based sym-
bolic analysis results are compared against the ideally expected behaviours and Spectre R© - BSIM3V3 model - simulations. The
satisfying agreement between the proposed EKV-based model and Spectre simulator allowed us to proceed further and investigate
the conditions under which optimal behaviour is achieved. Optimisation techniques, based on MOSTs’ geometrical parameters
combinations, resulted in the articulation of practical design rules.
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1. Introduction
In 1975, Gilbert introduced and articulated the Translinear
Principle (TLP) in [1], which was originally formulated to be
applied on circuits comprised solely of bipolar junction tran-
sistors (BJTs). Remarkably, early monolithic TL BJT imple-
mentations of analogue multipliers were available since the late
60’s [2, 3]. However, the vast increase in commercial demand
for VLSI and ULSI systems has resulted in the domination of
MOSTs over BJTs, since the former demonstrate lower power-
demand properties, in conjunction with smaller device area and
an ever decreasing production cost per transistor.
In biomedical applications for example, where, in general,
portability, wearability and implantability is sought after, ana-
logue electronics need to consume as little power as possible,
occupy minute chip area and operate with sufficient, for the spe-
cific application, accuracy. Therefore, for such applications,
MOST weak-inversion (WI) operation is one of the preferred
basic options. Within WI region, MOSTs exhibit their low
power properties, are characterised by the maximisation of the
gm/ID ratio (tranconductance generation factor) and also com-
ply with the TLP. The usefulness of subthreshold operation has
been repeatedly illustrated in numerous publications in the liter-
ature. Recent, indicative, low-power biomedical examples in-
clude nonlinear cellular/molecular dynamics computation cir-
cuits [4, 5, 6, 7, 8] and linear, high-dynamic range, filtering
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topologies [9, 10, 11, 12, 13, 14, 15, 16, 17]. The TLP is al-
ways one of the necessary, basic tools required for the mathe-
matical description and subsequent implementation of such cir-
cuit topologies, thanks to the flexibility that it provides when it
comes to the real-time realisation of linear or nonlinear mathe-
matical operations [18].
A detailed analysis on subthreshold MOST-comprised TL
circuits has been performed by Andreou and Boahen in [19],
showing experimental data from topologies exploiting the log-
arithmic current-voltage relation of MOS devices operating in
WI. Seevinck and Wiegerink have proposed conditional gener-
alisations of the TLP, which include MOSTs operating in strong
inversion [20]. Recently Minch, inspired by Lopez-Martinez et
al. [21] and based on the originally proposed TLP and a simpli-
fied version of the EKV model [22, 23], succeeded in tailoring
the TL formalism and confirming its validity for all regions of
MOS operation through chip measurements [24].
Commonly, the initial basic stages of the synthesis of a sub-
threshold TL circuit aimed at realising a specific operation are
dictated by the ideal TLP relation stemming from the, ideally,
exponential relation between drain current and gate-source volt-
age difference (assuming VBS = 0). The later stages of the de-
sign process usually call for extended simulations, which lead
to the empirical optimisation of the circuit. In practice, sub-
threshold MOST TL circuits are often required to operate in
such a manner that the instantaneous magnitudes of two (or
more) transistor currents involved in the operation of the TL
loop may vary considerably (by one order of magnitude or more,
e.g. [13]), which suggests that for given device aspect ratios,
certain devices may instantaneously migrate from the weak to
the moderate inversion region, when asked to process very large,
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for their size, currents. This, in turn, means that the ideal ex-
pression for the TLP (the well-known pristine equality of tran-
sistor currents) is violated, at least instantaneously, since cer-
tain of the loop transistors momentarily fail to comply with the
exponential law, in accordance with interpolating “all regions
of operation” models treated in detail in [24, 25, 26]. Inter-
esting measured and simulated examples of how large currents
processed by WI MOST TL circuits affect operation and per-
formance can be found in [16, 27].
With the above borne in mind, certain questions arise nat-
urally: How is the operation and performance of a given WI
TL circuit (whose topology is synthesised in compliance with
the ideal TLP relation) affected for different device sizes and
current magnitude levels, when deviations from the ideal expo-
nential device relation are taken into consideration? Based on
the results of such a detailed transistor-level analysis, how can
the accuracy of the operation of such a circuit be optimised and
how can its deviation from the ideal operation be mitigated?
This paper aims at providing such a MOST-level detailed anal-
ysis, shedding light on the associated technical trade-offs and
proposing practical design rules for the optimal configuration
of TL circuits.
The paper is structured as follows: Section 2 presents the
ideal and EKV-based models of MOST subthreshold operation.
In Section 3, generic types of static and dynamic TL circuits are
analysed following both approaches. In particular the following
circuits are analysed: a) a 4 MOS multiplier / divider (stacked
formation), b) a squarer topology, c) a 6 MOS multiplier / di-
vider (alternating formation) and finally d) a 1st order low-pass
Log-domain filter. Section 4 proceeds with the comparative
presentation of the mathematical analysis results (both for the
ideal and the EKV-based case) and simulated results obtained
from the Cadence Design Framework (CDF). Triggered by the
aforementioned counter-intuitive simulation results, Section 5
and Section 6 are introduced. Section 5 provides a mathemati-
cal insight on how the level of inversion of subthreshold MOST
TL circuits is affected by their geometrical parameters. Sec-
tion 6 discusses practical optimisation guidelines for the fun-
damental TL circuits already shown in previous sections both
in a qualitative and quantitative manner. This paper concludes
with Section 7, where a brief but analytical insight regarding
the culminating EKV-based design rules is offered.
2. MOS Transistor Models
A physical device can be termed “TransLinear” if the cur-
rent through the device and its transconductance exhibit a linear
relation. In other words, a two, three or four terminal device,
whose current density is an exponential function of its control
voltage, can be defined as a TL element [18]. In the case of
a MOST, the control voltage that produces the drain current is
the potential difference between the channel surface ψS and the
source or drain terminal. The drain current of a MOST in WI is
a function of these two factors:
ID =
W
L
IDOexp
ψS − VS BVT
 1 − exp  − VDSVT
 (1)
where ψS is a function of the bulk and gate voltage of the device
(ψS = F (VG,VB)), VT is the thermal voltage (≈ 26mV at 300K)
and [W/L] denotes the aspect ratio of a MOS device [19]. The
drain current of a MOST can be also approximated by semi-
empirical expressions that provide more than acceptable results
[24]. Such a typical expression valid for all regions of inversion
is the EKV interpolation model [25, 26, 28] defined below:
ID =
W
L
µCox(2n)V2T
{[
ln
(
1 + e(VP−VS B)/(2VT )
)]2 −
−
[
ln
(
1 + e(VP−VDB)/(2VT )
)]2}
, (2)
with µ, Cox and n denoting the effective surface mobility, total
oxide intrinsic capacitance and the slope factor (1/k), respec-
tively. The quantity VP defines MOST’s pinch-off voltage [25].
From (1) and (2), two current-voltage expressions can be de-
rived that will help us analyse the following static and dynamic
TL circuits. For all types of circuits treated in the paper, it has
been assumed that the devices used are NMOS transistors, in
deep saturation, i.e. VDS  4VT . A similar analysis holds for
PMOS devices.
2.1. Ideal Equations Approach
Based on the capacitor divider model, the surface poten-
tial ψS of a MOST can be described by the relation: ψS =
(CoxVGB)/(Cox + Cdep) = kVGB, where Cdep is the depletion
layer capacitance between the surface and its substrate [19].
Since deep-saturation operation has been assumed, the depen-
dence on the drain potential can be ignored, thus, (1) can be
re-written as:
ID =
W
L
IDOexp
(
VGS − VTH
nVT
)
exp
(
(n − 1)VBS
nVT
)
, (3)
with IDO = µCox(2n)V
2
T ≈ 260nA for an NMOS in AMS 0.35µm
technology [26, 28, 29]. From (3), two expressions for the drain
current of a MOST and consequently for its control voltage VGS
can be derived, depending on the potential of the bulk terminal
of the device with respect to the source terminal. Both expres-
sions are shown below:
When VB = 0 :
VGS j = VTH + (n − 1)VS j + nVT ln
[
ID j/(IDO [W/L] j)
]
(4)
When VBS = 0 :
VGS j = VTH + nVT ln
[
ID j/(IDO [W/L] j)
]
, (5)
with j indicating the transistor index inside the TL loop.
2.2. EKV-Model-Based Approach
The deep saturation MOST operation assumption been made,
allows us to safely ignore the second exponential term of (2)
[24, 26, 28]. Moreover, for design purposes, from [25, 26, 28],
the voltage VP can be approximated by VP ≈ (VGB − VTH)/n,
therefore, relation (2) can be re-expressed as:
ID = IDO
W
L
{[
ln
(
1 + e(VGB−VTH−nVS B)/(2nVT )
)]2}
. (6)
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As in the ideal case, depending on the voltage relation between
the source and bulk terminals, two different expressions can be
derived for the control voltage VGS . When VB = 0 we can re-
write (6) as:
ln
(
1 + e(VG−VTH−nVS )/(2nVT )
)
=
√√
ID
IDO
[
W
L
]. (7)
By exponentiating both sides of (7), yields:
e(VG−VTH−nVS )/(2nVT ) = e
√√√ ID
IDO
[
W
L
]
− 1. (8)
Taking the natural logarithm of both sides of (8) gives:
VGS = VTH + (n − 1)VS + 2nVT ln(eX − 1), (9)
where X =
√
ID/(IDO [W/L]). Clearly, the dimensionless quan-
tity X is the square root of the inversion coefficient (IC), which
defines the region of operation for a MOST (When in WI, IC 
1; When in MI, IC ≈ 1; When in SI, IC  1) [25]. Moreover,
the exponential term of (9) can be expanded in a Mclaurin se-
ries:
eX − 1 = X
1!
+
X2
2!
+
X3
3!
+ ... +
Xn
n!
(10)
and bearing in mind that in WI (even close to MI), the IC is
≤ 1, it is safe to approximate eX − 1 with the first two terms of
the series, i.e. X + X2/2 = X(1 + X/2) and transform (9) into:
VGS = VTH + (n − 1)VS + 2nVT ln(X) + 2nVT ln(1 + X/2).
Furthermore, based on the previous assumption regarding the
range of X, the term (1 + X/2)2 ≈ (1 + X) and the VGS relation
finally becomes:
When VB = 0 :
VGS j = VTH + (n − 1)VS j + nVT ln(X2j ) + nVT ln(1 + X j) (11)
When VBS = 0 :
VGS j = VTH + nVT ln(X
2
j ) + nVT ln(1 + X j). (12)
3. Analysis Of Translinear Circuits Based On The Ideal And
The EKV-Based Approach
In this section indicative generic, often used static and dy-
namic TL blocks will be analysed mathematically, using both
the ideal and the EKV-based expressions for VGS , derived in
Section 2. More specifically, relations (5) and (12) will be
exploited, since for the presented circuits the assumption that
VBS = 0 has been made. The selected circuits realise both lin-
ear and nonlinear relations between their input and output cur-
rents. Applying KVL along them, we derive and compare their
input/output current relations, generated by both approaches
(ideal and EKV-based) and detail their differences. Finally,
hence forth, the aspect ratio parameter [W/L] is substituted for
the parameter α, for reasons of compactness; thus, [W/L] j=α j.
3.1. Static Translinear Circuits (STL Circuits)
3.1.1. A 4 MOS Multiplier/Divider TL Circuit
We start our analysis by studying a classic, generic STL
block, the one-quadrant, stacked-formation multiplier/divider
circuit shown in Figure 1. By applying KVL along the closed
loop formed by the M1−M4 devices: VGS 1 +VGS 2 = VGS 3 +VGS 4 .
Exploiting (5) and (12) and setting I1 = IIN , I3 = M, I4 = IOUT ,
X j =
√
I j/(IDOα j) ( j = 1, .., 4) and the ratio I2/I3 = λ (con-
sequently I2 = λM), a set of ideal and EKV-based expressions
(13) and (14) is derived and tabulated in Table 1. When equal-
sized devices and the ideal case is considered, then confirm
from (13) that IOUT = λIIN and λ represents the circuit’s gain
or attenuation, depending on whether λ ≥ 1 or λ < 1, respec-
tively. Observe that the incorporation of the more complicated
EKV model, leads to the introduction of additional terms (the
2nd and 3rd terms in (14)). These terms exhibit dependences on
the (3/2) power of IIN , IOUT , λ and α j ( j = 1, .., 4). For given
α j, λ and M values, relation (14) expresses IOUT with respect
to IIN in a perplexed form F (IIN , IOUT ) = 0, while the quantity√
IOUT exhibits a cubic relation upon IIN , α j ( j = 1, .., 4).
( )1 INI I
DDV
2I (λM) 3I (M)
M1
M2 M3
M4
1GSV
2GSV 3GSV
4GSV
( )4 OUTI I
Figure 1: An one-quadrant, 4-NMOS multiplier/divider TL circuit. The bulk
terminals of the NMOS devices are connected to the source, thus VBS = 0. The
dashed green line defines the closed TL loop, where KVL can be applied along.
3.1.2. Squarer TL Circuit
The nonlinear squarer block is shown in Figure 2. This
block has been frequently used for the implementation of the
square of an input current over a scaling current, expressed as
IO in this case. With the help of (5) and (12) and by setting
the drain current of M1 and M2 as IIN , the drain current of M4
as IOUT and X j =
√
I j/(IDOα j), j = 1, .., 4, a pair of ideal and
EKV-based equations can be derived. From the ideal relation
(15), IOUT = I2IN/IO, when all four devices have the same as-
pect ratio. The EKV-based relation (16) reveals that the cubic
relation with respect to
√
IOUT (when the values of the remain-
ing quantities are known) now has a term which exhibits a de-
pendence upon the (5/2) power of IIN , whereas in (14), depen-
dences only up to the (3/2) power of IIN are present.
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DDV
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Figure 2: The 4-NMOS squarer TL circuit. The bulk terminals of the NMOS
devices are connected to the source. The dashed green line defines the closed
loop, where KVL can be applied along.
3.1.3. A 6 MOS Multiplier/Divider TL Circuit
It would be interesting to explore the properties of a circuit
useful for the implementation of high powers of currents [30].
The circuit illustrated in Figure 3 is comprised of three differ-
ent stages, however, it can also be comprised of more than five
stages [30]. The alternating loop formation is usually preferred,
due to its low-power consumption property.
Similarly to the previous cases, (5) and (12) (again X j =√
I j/(IDOα j), j = 1, .., 6) are used to produce the equations for
the input and output currents of this block, presented in full,
IIN
M1 M2 M3 M4 M5 M6
IIN+IO
IIN IIN
IIN+IO2
GSV 3GSV 4GSV 5GSV1GSV 6GSV
DDV
IOUT
Figure 3: An alternating formation STL block implementing the third power of
an input current. The dashed green line defines the closed loop, where KVL
can be applied along.
symbolic form in Table 1. The index of each drain current is
depicted in Figure 3. The ideal relation (17) realises the cu-
bic power of IIN , when the M j ( j = 1, .., 6) devices have the
same aspect ratio: IOUT = I3IN/I
2
O. The EKV-based relation (18)
reveals that the cubic relation with respect to
√
IOUT (when the
values of the remaining quantities are known) has a term ∼ I7/2IN .
3.2. Dynamic Translinear Circuits (DTL Circuits)
Linear filtering is the main application for DTL topologies.
Treating the typical, class-A Log-domain lossy integrator as the
fundamental representative of ELIN [31] DTL circuits, a de-
tailed analysis has been conducted using both the ideal and the
EKV-based approach, producing symbolic expressions for key
currents and voltages, based on an indicative sinusoidal input
signal.
Table 1: Summary of ideal and EKV-based static translinear circuit current expressions generated by equations (5) and (12).
4-
M
O
S
ST
L IINλ
α1α2
− IOUT
α3α4
= 0 (13) Ideal
I1/2DO
 IINλ
α1α2
− IOUT
α3α4
 +M1/2  IINλ3/2
α1α
3/2
2
− IOUT
α3/23 α4
 +λ
 I3/2IN
α3/21 α2
− I
3/2
OUT
λα3α
3/2
4
 = 0 (14) EKV-based
Sq
ua
re
r
ST
L I2IN
α1α2
− IOIOUT
α3α4
= 0 (15)
Ideal
I1/2DO
 I2INα1α2 − IOIOUTα3α4
1 + I
1/2
O(
IDOα3
)1/2

 + I
5/2
IN
α1α2
α1/21 + α1/22(α1α2)1/2
− IOI3/2OUT
α3α
3/2
4
= 0 (16)
EKV-based
6-
M
O
S
A
lt.
ST
L I
3
IN
α1α3α5
− I
2
OIOUT
α2α4α6
= 0 (17)
Ideal
I1/2DO
 I3INα1α3α5 − I
2
OIOUT
α2α4α6
1 + I
1/2
O
(
α1/22 + α
1/2
4
)
(
IDOα2α4
)1/2

 + I
7/2
IN
α1α3α5
 (α3α5)1/2 + (α1α5)1/2 + (α1α3)1/2(α1α3α5)1/2
−
− I
2
OI
3/2
OUT
α2α4α
3/2
6
= 0 (18)
EKV-based
4
icapCId
M1 M2 M3 M4
Loop 1 Loop 2
VCap
DDV
IOUTIO
IO
IN DCI =Asin(ωt)+I 2DI
Figure 4: A 1st order, low-pass, Log-domain filter. The dashed lines illustrate
the two voltage loops, where KVL can be applied along.
3.2.1. 1st Order Low-Pass Log-Domain Filter
Figure 4 illustrates a typical 4 MOST, Log-domain , lossy
integrator. Applying KVL along the 2 loops shown using (5)
and solving appropriately the resulting differential and alge-
braic equations, ideal expressions for the output and capacitor
currents and for the capacitor voltage VCap can be produced as
summarised in the dimensionally consistent Table 2. The tran-
sient terms have been omitted in the expression of IOUT , ID2 and
ı˙Cap for simplicity.
Referring to Table 2, it is clear that the consideration of the
ideal relation (5) confirms that the output current IOUT is a per-
fectly scaled and shifted version of the input sinusoid Asin(ωt)
signal (linear filtering). Such a relation, however, cannot be
used for the study of the dependence of the output current’s lin-
earity levels upon, for example, device sizes or process param-
eters, although such dependences have been verified through
measurements and simulations. The issue can be tackled by
exploiting (12) instead of (5) for the circuit’s analysis. Consid-
ering KVL along the loops 1 and 2 of Figure 4 and using (12)
leads to the following current expressions:
I1/2DO IIN
α1
+
I3/2IN
α3/21
I1/2DO ID2
α2
+
I3/2D2
α3/22
= e
VEKVCap
nVT
︸                         ︷︷                         ︸
1
2︷                             ︸︸                             ︷
=
I1/2DO IOUT
α4
+
I3/2OUT
α3/24
I1/2DO IO
α3
+
I3/2O
α3/23
, (19)
where VEKVCap is defining the capacitor voltage, when (12) is used
for the circuital analysis. Re-grouping 1 helps us view the
LHS of (19) as:
e
V IdealCap
nVT︷︸︸︷
IINα2
ID2α1
1 +
√
IIN
IDOα1
1 +
√
ID2
IDOα2

= e
VEKVCap
nVT . (20)
Assuming that the filter operates well-inside WI, then we
can reasonably accept that the behaviour of its currents will
be governed by the exponential behaviour of (3). Therefore,
the factor (IINα2)/(ID2α1) on the left of (20) can be substituted
for exp(VCap/nVT ), where VCap is the “ideal” capacitor volt-
age, shown in Table 2. This valid substitution, allows us to
express the EKV-based VCap in (20), as a function of a known,
already computed expression. Both capacitor expressions tend
to match each other, when X is much smaller than unity and are
producing almost identical results regarding the DC levels of
the currents ID2 and IOUT (since the factors
(
1 +
√
I j/(IDOα j)
)
are quite small).
Table 2: Full, symbolic expressions for the ideal values of IOUT , ı˙Cap & VCap
of the Log-domain filter of Figure 4.
Ideal Expression of IOUT
IIdealOUT = IO
α2α4
α1α3
Ξ
Θ
Ideal Expression of ı˙Cap
IIdealD2 = ı˙
Ideal
Cap + Id =
Asin(ωt) + IDC
Ξ/Θ
Ideal Expression of VCap
V IdealCap = nVT ln
α2
α1
Ξ
Θ

Where:
• Ξ = ω2dAsin(ωt) − ωωd(Acos(ωt)) + ω2IDC + ω2d IDC
• Θ = Id(ω2 + ω2d)
with: ω = 2pi f and ωd = Id/(nCVT )
Based on (20), equality 2 in (19) can be used for the EKV-
based symbolic expressions for the output current, the capacitor
current and the capacitor voltage, all summarised in Table 3. In
contrast to the ideal relations of Table 2: a) Both process pa-
rameters (IDO ) and device sizes affect the EKV-based relations
of Table 3 and, b) the relation between IEKVOUT and IIN does not
correspond to a linear filter. The relations of Table 3 are ex-
ploited in Section 4 for the study of the dependence of the out-
put current linearity levels upon certain transistor-level design
parameters.
4. Mathematical Calculation and Cadence Simulation Re-
sults
In this section, simulated results sourcing from mathemat-
ical calculations using the analytic, symbolic formulas shown
in Section 3 and Cadence simulations (AMS 0.35 µm - MM
/ 2P4M c35b4 CMOS technology) are presented. The selected
simulation values ensure that the basic assumption made in Sec-
tion 2 regarding the range of quantity X remains valid. The ob-
tained results, aim at evaluating how close the symbolic expres-
sions of Table 1 are to the BSIM3V3-based results provided by
Spectre R©. Finally, 3D graphs reporting the deviation between
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Table 3: Full, symbolic expressions for the EKV-based values of IOUT , ı˙Cap &
VCap of the Log-domain filter of Figure 4.
Process-Parameter-Dependent Expression of IOUT
IEKVOUT
α4
(
1 +
√
IEKVOUT /(IDOα4)
)
=
IO
α3
(
1 +
√
IO/(IDOα3)
)
e
VEKVCap
nVT
Process-Parameter-Dependent Expression of ı˙Cap
IEKVD2
α2
(
1 +
√
IEKVD2 /(IDOα2)
)
=
IIN
(
1 +
√
IIN/(IDOα1)
)
α1
e
− VEKVCap
nVT , with IEKVD2 = ı˙
EKV
Cap + Id
Process-Parameter-Dependent Expression of VCap
VEKVCap = V
Ideal
Cap + ln
 1 +
√
IIN/(IDOα1)
1 +
√
(IIN/(IDOα1))
√
e−V
Ideal
Cap /nVT

the ideal expressions of Table 1 and the EKV-based ones in a
more qualitative manner are also illustrated. The percentage de-
viation illustrated in the 3D graphs corresponds to the quantities
(IIdealOUT − IEKVOUT )/IIdealOUT and (ICad.OUT − IEKVOUT )/ICad.OUT , which are referred
to in Figure 5, Figure 6 and Figure 7 as “Ideal Eq. - EKV Eq.
surface” and “Cadence - EKV Eq. surface”, respectively.
4.1. 4 MOS Multiplier/Divider TL Circuit
Two indicative cases will be examined for this circuit. In
both of them the aspect ratios of all devices are kept the same
and equal to the randomly picked value 7. The remaining elec-
trical parameters for both cases are summarised in Table 4.
Simulation results for the first case are shown in Figure 5a and
Figure 5b, while for the second one are shown in Figure 5c and
Figure 5d. From Figure 5a and Figure 5c one can observe that
the EKV-based approach is very close to Cadence simulated
results, verifying the validity of the analysis. The 3D graphs,
on the other hand, demonstrate interesting, seemingly counter-
intuitive results. Although in both cases, the product of IIN and
λ is the same at every point of the surfaces, the deviation be-
tween the models is different. In the first case, the range of the
IIN and I2 current is the same (10nA-100nA), while in the sec-
ond one the range of the current I2 is always 100 times bigger.
Re-expressing (14) in the form:
IOUT = λ
α3α4
α1α2
IIN︸     ︷︷     ︸
Ideal Output
1 +
√
IC2 +
√
ICIN
1 +
√
IC3 +
√
ICOUT
, (21)
where IC j = I j/(α jIDO ) is the inversion coefficient of transis-
tor M j (see Figure 1), the following are observed: Referring to
case 1, when I2 → 100nA, then λ → 10 and IOUT → 1uA,
when IIN → 100nA; for such values (λ → 10, IIN → 100nA,
IOUT → 1uA, I2 → 100nA) I3(= 10nA) < I2(∼ IIN) < IOUT ⇒
IC3 < IC2(∼ ICIN) < ICOUT , which explains why the re-
sponse deviates (≈ 15%) from ideality (“Ideal Eq. - EKV Eq
surface”), when IIN = 100nA; the condition IC2 ∼ ICIN results
in these two terms contributing in an additive manner to devi-
ations from ideality since they both appear in the numerator of
the fraction in (21). In the denominator, IC3 is small in compar-
ison to the numerator terms and the ICOUT term. This means
that the denominator’s value is dominated by ICOUT and (since
IC2, ICIN ∼ ICOUT /
√
10) that the fraction in (21) becomes
smaller than unity and the deviation increases. Considering that√
IC3 +
√
ICOUT ≈ √ICOUT , the percentile deviation from ide-
ality in this case (case 1) (λ→ 10, IIN → 100nA, IOUT → 1uA,
I2 ≈ IIN) roughly becomes:
(deviation (%))λ→10,IIN→100nA(Ideal-EKV)/Ideal ≈
√
ICOUT − 2√ICIN
1 +
√
ICOUT
. (22)
For case 2, when I2 → 1uA, then λ → 100 and IOUT → 100nA
when IIN → 1nA. Consequently (see Table 1 and Figure 1)
for such values: ICIN ≤ IC3 < ICOUT < IC2, which explains
why the output current deviates from ideality (“Ideal Eq. - EKV
Eq. surface” in Figure 5d), when IIN takes small values close to
1nA; when I2 → 1uA and IIN → 1nA, IC2 ≈ 32ICIN ; with I3 =
10nA and IOUT → 100nA, ICOUT ≈ 3.2IC3; thus, the value of
the numerator of the fraction in (21) is governed by IC2, while
the denominator value by ICOUT , which means that the fraction
becomes approximately equal to (1 +
√
IC2)/(1 +
√
ICOUT ),
with ICOUT always smaller than IC2. In this way deviation from
ideality is introduced. The rough estimation of the % deviation
now (case 2) becomes:
(deviation (%))λ→100,IIN→1nA(Ideal-EKV)/Ideal ≈
√
ICOUT −
√
IC2
1 +
√
ICOUT
. (23)
Observe from Figure 5b and Figure 5d that for given α j value,
when the gain λ value ranges between 10 and 20 and IIN ranges
between 10nA and 20nA, then the deviation from ideality is
minimised (almost nullified) with the agreement between Ca-
dence and EKV results also being very good (deviation ∼ 2 −
3%).
Table 4: Electrical parameters for the 4 MOS STL shown in Figure 1.
Case IIN [nA] I2/I3(λ) I3(= M) [nA]
1 10-100 1-10 10
2 1-10 10-100 10
4.2. Squarer TL Circuit
For this circuit, two indicative cases will be examined again.
In the first case the aspect ratio of devices M1 and M4 is the
same and 10 times bigger than the aspect ratio of the devices
M2 and M3, while in the second case, all devices have the same
aspect ratio. The rest of the electrical parameters for both cases
are listed in Table 5. Simulation results for the first case are
shown in Figure 6a and Figure 6b, while for the second one
in Figure 6c and Figure 6d. Once again, the 2D graphs con-
firm that the EKV-based results shadow Cadence results. The
3D graphs show that although in case 1 the circuit has two de-
vices (M2 and M3) that are x10 smaller than the other two (M1
6
and M4), deviations between the EKV model (and consequently
Cadence) and the ideal model are smaller throughout the whole
simulation range, compared to the deviations observed when all
devices occupy the same area. Re-expressing (16) in the form:
IOUT =
α3α4
α1α2
I2IN
IO︸    ︷︷    ︸
Ideal Output
1 +
√
α1 +
√
α2√
α1α2
√
IIN
IDO
1 +
√
IO
α3IDO
+
√
IOUT
α4IDO
(24)
and considering that for the first case α2,3 = 0.1α1,4 = 0.1α,
while for the second case α1,2,34 = α, yields:
ICase 1OUT =
Ideal Output︷︸︸︷
I2IN
IO
1 + (4.2)
√
IIN
αIDO
1 +
√
IO
0.1αIDO
+
√
IOUT
αIDO
(25)
ICase 2OUT =
Ideal Output︷︸︸︷
I2IN
IO
1 + (2)
√
IIN
αIDO
1 +
√
IO
αIDO
+
√
IOUT
αIDO
. (26)
Observe that, interestingly, the first case of unequal device
sizes results in the IC of the input device (which carries IIN to-
gether with M2, see Figure 2) appearing to contribute more than
(a) 2D behaviour of IOUT based on the EKV-model mathematical simulations
and Cadence simulations for the parameters of case 1.
(b) 3D representation of the deviation of IOUT between the two different math-
ematical models and Cadence simulations for the parameters of case 1.
λ=60
EKV Model:
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(c) 2D behaviour of IOUT based on the EKV-model mathematical simulations
and Cadence simulations for the parameters of case 2.
(d) 3D representation of the deviation of IOUT between the two different math-
ematical models and Cadence simulations for the parameters of case 2.
Figure 5: Two dimensional graphs of IOUT current for the EKV-based model and Cadence simulations for both cases shown in Table 4 for the 4 MOS STL shown
in Figure 1, accompanied by three dimensional representations of their in between percentile deviations.
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twice as much as it contributes in the denominator of (26). Fur-
thermore, the second term in the denominator of (25) is larger
(because of the different size) than the second term in the de-
nominator of (26) by
√
10 ≈ 3.2 times. From (25) and (26), the
percentile deviations for both cases become:
Table 5: Electrical parameters for the squarer STL shown in Figure 2.
Case IIN [nA] IO [nA] [W/L]1,4 [W/L]2,3
1 5-33 1 10-50 1-5
2 5-33 1 10-50 10-50
Case 1:(deviation(%))(Ideal-EKV)/Ideal
=
√
10
√
IO
αIDO
+
√
IOUT
αIDO
− (4.2)
√
IIN
αIDO
1 +
√
10
√
IO
αIDO
+
√
IOUT
αIDO
(27)
IIN 5nA
IIN 8.11nA
IIN 11.22nA
IIN 14.33nA
IIN 17.44 nA
IIN 20.56nA
IIN 23.67 nA
IIN 26.78nA
IIN 29.89nA
IIN 33nA
EKV Model :
Cadence :
20 30 40 50
20
50
100
300
600
1000
IOUT (nA)
[W/L]
(a) 2D behaviour of IOUT based on the EKV-model mathematical simulations
and Cadence simulations for case 1 parameters. The aspect ratios of the devices
are set as: α2,3 = 0.1 α1,4(= [W/L]).
(b) 3D representation of the deviation of IOUT between the two different math-
ematical models and Cadence simulations for case 1 parameters. The aspect
ratios of the devices are set as: α2,3 = 0.1 α1,4(= [W/L]).
IIN 5nA
IIN 8.11nA
IIN 11.22nA
IIN 14.33nA
IIN 17.44 nA
IIN 20.56nA
IIN 23.67 nA
IIN 26.78nA
IIN 29.89nA
IIN 33nA
EKV Model :
Cadence :
20 30 40 50
20
50
100
300
600
1000
IOUT (nA)
[W/L]
(c) 2D behaviour of IOUT based on the EKV-model mathematical simulations
and Cadence simulations for case 2 parameters. The aspect ratios of the devices
are set as: α1,2,3,4 = [W/L].
(d) 3D representation of the deviation of IOUT between the two different math-
ematical models and Cadence simulations for case 2 parameters. The aspect
ratios of the devices are set as: α1,2,3,4 = [W/L].
Figure 6: Two dimensional graphs of IOUT current for EKV-based model and Cadence simulations for both cases shown in Table 5 for the squarer STL shown in
Figure 2, accompanied by three dimensional representations of their in between percentile deviations.
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Case 2:(deviation(%))(Ideal-EKV)/Ideal
=
√
IO
αIDO
+
√
IOUT
αIDO
− (2)
√
IIN
αIDO
1 +
√
IO
αIDO
+
√
IOUT
αIDO
. (28)
When IIN increases towards the value of 30nA and given
that IO is set to 1nA, the output current IOUT takes larger val-
ues (ideally IOUT ∼ I2IN/IO). This means that both the nu-
merators and denominators of (27) and (28) are dominated by
IOUT . However, the denominator of (27) is always larger than
the denominator of (28), which explains the somewhat reduced
deviation from ideality in Figure 6b. The difference between
Spectre R© and EKV is similar and reduces to ∼ 1 − 2%, when
IIN reaches its maximum.
4.3. 6 MOS Multiplier/Divider TL Circuit
For the last analysis example of STL circuits, again, two in-
dicative cases will be presented. In the first case the aspect ratio
of the devices M1 and M6 is kept the same and 10 times bigger
than the aspect ratio of the devices M2, M3, M4 and M5, while
in the second case, all transistors have the same aspect ratio.
The rest of the electrical parameters are tabulated in Table 6.
Simulation results for the first case are shown in Figure 7a and
Figure 7b and for the second one in Figure 7c and Figure 7d.
The output current range is, again, expected to be the same in
both cases based on the ideal approach. Figure 7a and Figure
7b verify that in case 1, the circuit demonstrates smaller devia-
tions from its ideal behaviour throughout the simulations range,
while in the second case greater deviations are taking place, in
conjunction with larger total area. Re-expressing (18) in the
form:
IOUT =
α2α4α6
α1α3α5
I3IN
I2O︸       ︷︷       ︸
Ideal Output
1 +
√
α1α3 +
√
α3α5 +
√
α1α5√
α1α3α5
√
IIN
IDO
1 +
√
α2 +
√
α4√
α2α4
√
IO
IDO
+
√
IOUT
α6IDO
(29)
and considering that for the first case α2,3,4,5 = 0.1α1,6 = 0.1α,
while for the second case α1,2,3,4,5,6 = α, yields:
ICase 1OUT =
Ideal Output︷︸︸︷
I3IN
I2O
1 + (7.32)
√
IIN
αIDO
1 + (6.32)
√
IO
αIDO
+
√
IOUT
αIDO
(30)
ICase 2OUT =
Ideal Output︷︸︸︷
I3IN
I2O
1 + (3)
√
IIN
αIDO
1 + (2)
√
IO
αIDO
+
√
IOUT
αIDO
. (31)
From (29), (30) and (31), it becomes clear that the size of each
transistor matters; even though the ideal output for both cases
is the same, the two different ratiometric allocations lead to dif-
ferent deviation profiles from ideality. From (30) and (31) the
percentile deviations for both cases can be expressed as:
Case 1:(deviation(%))(Ideal-EKV)/Ideal
≈
√
IOUT
αIDO
− (7.32)
√
IIN
αIDO
1 + (6.32)
√
IO
αIDO
+
√
IOUT
αIDO
(32)
Case 2:(deviation(%))(Ideal-EKV)/Ideal
≈
√
IOUT
αIDO
− (2)
√
IIN
αIDO
1 + (2)
√
IO
αIDO
+
√
IOUT
αIDO
. (33)
When IIN increases towards the value of 10nA and given that
IO is set to 1nA, the output current IOUT takes very large values
(ideally IOUT ∼ I3IN/I2O). This means that both the numera-
tors and denominators of (32) and (33) are dominated by IOUT .
However, the denominator of (32) is always larger that the de-
nominator of (33), which explains the somewhat reduced devi-
ations from ideality in Figure 7.
Table 6: Electrical parameters for the 6 MOS-Alt. STL shown in Figure 3.
Case IIN [nA] IO [nA] [W/L]1,6 [W/L]2,3,4,5
1 1-10 1 10-50 1-5
2 1-10 1 10-50 10-50
4.4. Accuracy Vs. Device Area
In order to highlight even more the impact of aspect ra-
tios upon the accuracy of TL circuits, an inclusive mathemat-
ical simulation is presented, demonstrating the deviation of the
EKV model from the ideal TL behaviour, when we experiment
with different device sizes. Due to lack of space, only one STL
circuit case has been selected to be presented, the 4 MOS mul-
tiplier / divider. Again two cases are examined. In the first one,
all devices are assumed to have the same area, while in the sec-
ond one only the areas of the devices M1 and M4, and M2 and
M3 are the same. The rest of the electrical parameters are sum-
marised in Table 7 for both cases. The mathematical relations
that describe cases 1 and 2 are (34) and (35), respectively.
Case 1 - When All Areas Are Equal:
IOUT =
Ideal Output︷︸︸︷
λIIN
√
IDO +
√
IIN + L
√
I2
A
√
IDO +
√
IOUT + L
√
I3
A
(34)
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IIN 1.01nA
IIN 2nA
IIN 3nA
IIN 4nA
IIN 5nA
IIN 6nA
IIN 7nA
IIN 8nA
IIN 9nA
IIN 10nA
EKV Model :
Cadence :
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8
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512
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1000
IOUT (nA)
[W/L]
(a) 2D behaviour of IOUT based on the EKV-model mathematical simulations
and Cadence simulations for case 1 parameters. The aspect ratios of the devices
are set as: α2,3,4,5 = 0.1 α1,6(= [W/L]).
(b) 3D representation of the deviation of IOUT between the two different math-
ematical models and Cadence simulations for case 1 parameters. The aspect
ratios of the devices are set as: α2,3,4,5 = 0.1 α1,6(= [W/L]).
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(c) 2D behaviour of IOUT based on the EKV-model mathematical simulations
and Cadence simulations for case 2 parameters. The aspect ratios of the devices
are set as: α1,2,3,4,5,6 = [W/L].
(d) 3D representation of the deviation of IOUT between the two different math-
ematical models and Cadence simulations for case 2 parameters. The aspect
ratios of the devices are set as: α1,2,3,4,5,6 = [W/L].
Figure 7: Two dimensional graphs of IOUT current for EKV-based model and Cadence simulations for both cases shown in Table 6 for the 6 MOS-Alt. STL shown
in Figure 3, accompanied by three dimensional representations of their in between percentile deviations.
Case 2 - When Area Of M1 = M4 & M2 = M3:
IOUT =
Ideal Output︷︸︸︷
λIIN
√
IDO + L
√
IIN
A1
+ L
√
I2
A2√
IDO + L
√
IOUT
A1
+ L
√
I3
A2
(35)
where A j=W j L j (when j=1 and 4 → A1 and when j=2 and
3 → A2) and L j is each MOST’s channel length. As Figure 8
reveals, for a large gain value, the deviation between EKV and
the ideal response is smaller when the devices occupy a large
area. However, for device area larger than (> 20 − 25µm2) the
improvement is not significant; an increase in transistor sizes
does not result in improved output current accuracy. Such a
behaviour can be explained when (34) is considered: when the
device area A increases in value, the fraction in (34) reaches
asymptotically the value of:
IOUT = IIdealOUT
√
IDO +
√
IIN√
IDO +
√
IOUT
,
which does not depend on A.
For the second case, depicted in Figure 9, a large gain value
(x80) has been selected on purpose. Simulations verify that
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Figure 8: Contour and 3D plot of the EKV-based 4 MOS STL circuit’s (see
Figure 1) output current deviation from the ideal behaviour, when all areas are
same.
the deviation becomes smaller when A2 increases. Consider-
ing (35), increasing A2 values decrease the magnitude of I2,
IOUT -dependent terms of the fraction (I2 and IOUT are the large
currents of the circuit) with the IIN , I3-dependent terms hav-
ing similar magnitude (since I3 = 10nA and IIN = 5nA). On
the other hand, when A1 takes large values but A2 decreases to-
wards the 10µm2 value, then the I2, IOUT -dependent terms in the
fraction of (35) become dominant and the percentile deviation
increases; it is a simple matter to show that in this case:
Case 2 -(deviation(%))(Ideal-EKV)/Ideal
≈
 √IOUT − √I2√A2
 L /
√IDO + L
√
IOUT
A2
 (36)
when the I2 current values diverges from the IOUT value
(which is the case, since I2 = 800nA and IOUT ≈ 400nA).
Figure 9: Contour and 3D plot of the EKV-based 4 MOS STL circuit’s (see
Figure 1) output current deviation from the ideal behaviour, when the areas of
M1 & M4 (A1) and M2 & M3 (A2) are equal, respectively.
Table 7: Electrical parameters for the area vs accuracy simulations for the 4
MOS STL shown in Figure 1.
Case IIN [nA] λ M [nA] Area [µm2] L [µm]
1 5 1-100 10 1-50 1
2 5 80 10 1-50 1
4.5. 1st Order Low-Pass Log-Domain Filter
Exploiting the EKV-based, symbolic expression shown in
Table 3 for the output current and for the electrical parameters
tabulated in Table 8, the HD2 and HD3 distortion levels of the
filter’s output have been investigated. Figure 10 reveals the very
good agreement between the mathematical calculations and Ca-
dence simulated results. As it can be verified from the graph,
increased deviation between the two approaches takes place for
a large value of aspect ratios and modulation index. However,
regardless the large modulation index and aspect ratio values,
the difference between the simulated circuit and the mathemat-
ical approach does not exceed 4dBc.
With the validity of the symbolic expressions listed in Ta-
ble 3 verified, the effect of the process-parameter IDO upon the
circuit’s linearity can be studied; and in particular the effect of
the factor µe f fCox, which varies with technology. From Figure
11 it can be observed that when the product µe f fCox increases,
the distortion levels of the circuit are falling and vice versa.
This means that in technologies, where oxide thickness is very
small, the distortion levels of the specific Log-domain filter will
be smaller (since tox = Aox/Cox - where A is the gate area of
metal), provided that µe f f remains the same. Noticeable differ-
ences between µe f f values can be also spotted between NMOS
and PMOS devices.
Table 8: Electrical parameters of the Log-domain filter. All devices have the
same aspect ratios.
IDC [nA] f [Hz] C [pF] Id, IO [nA] fc [Hz]
100 1K 5 5,5 4.8K
5. Effect Of The Aspect Ratio Upon The Level of Inversion
in Subthreshold CMOS Translinear Circuits
The previous sections aimed at (a) providing sufficient ev-
idence that the proposed EKV-based model is shadowing Ca-
dence simulations closer than the ideal TL model and (b) of-
fering a purely quantitative approach to the calculation of the
output current values of each of the previous topologies. All
the previous formulas can be used as a first cut approximation
for the output current calculation and deviation estimate from
the ideal behaviour of the aforementioned TL topologies. In
this section, a different approach will be adopted, in order to
explore the effect of the various currents and aspect ratios upon
the output current ranges of the different TL circuits. For a
more qualitative approach to the previous topologies, the IC of
the output transistor of each topology will be plotted against key
circuit parameters, in an attempt to demonstrate that although
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Figure 10: HD2 and HD3 distortion levels of the output current of the Log-domain filter shown in Figure 4. The distortion levels are expressed in dBc and
are presented versus the filter’s modulation index (upper graphs) and also versus the devices’ aspect ratio (lower graphs). Very good agreement exists between
mathematical calculations and Cadence simulations (4dBc in average). It is reminded that the signal’s frequency is set to 1KHz, the cut-off frequency is ≈ 4.8KHz,
the capacitance is 5pF and the biasing currents are being set to 5nA each. The dBc values on the graphs demonstrate approximately the deviation between the two
methods for the maximum value of modulation index (upper two graphs) and [W/L] ratio (lower two graphs).
Figure 11: The effect of the product µe f fCox upon the output harmonic distortion levels of the Log-domain filter. The central value of the distribution is the one
shown in Section 2 (260/2nV2T ).
the transistors’ current ranges might seem low, it is the [W/L]
ratio that defines the level of inversion of the devices and sub-
sequently the integrity of their exponential behaviour.
For the stacked-formation 4 MOS multiplier/divider TL cir-
cuit of Figure 1, the effect of the aspect ratio upon the level of
inversion of the transistors is investigated. The devices M1, M2
and M3 (see Figure 1) are biased by appropriate current sources,
therefore, there is no need to calculate the IC of these devices,
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(a) Inverse coefficient versus [W/L] for fixed IIN and gain .
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(b) Deviation from ideal IC versus IIN for fixed [W/L] and gain .
Figure 12: The dependence of the IC of the output transistor M4 of the 4 MOS multiplier / divider of Figure 1 upon the aspect ratio and input current of the circuit.
since their IC will be defined by the relation IC j = I j/(IDOα j)
( j = 1, 2, 3). Here, the focal point is the current of the out-
put device M4, whose current and subsequently IC value is not
defined directly by the previous IC formula but from relation
(21), stemming from the application of the TLP in the closed
loop shown in Figure 1.
From the ideal TLP, the IC of transistor M4 can be calcu-
lated based on relation (13). However, this ICIdealOUT value is in-
dependent of the aspect ratios or current combinations of cur-
rents I2 and I3 that generate the desired gain value. In Figure
12, two interesting, counter-intuitive results have been gener-
ated using the ideal TL equations and the proposed EKV-based
model. For a fixed value of IIN and gain, the IC value of M4 is
plotted against the aspect ratio, assuming that all devices have
the same [W/L]. The gain, defined by the current values of the
devices M2 and M3 remains constant, however, the current com-
binations of the transistors M2 and M3 are different. Although
one would expect the ICOUT value to remain constant, no mat-
ter what current combination is selected for I2 and I3 = M, it
seems that since the ICEKVOUT is defined by (21), different biasing
combinations lead to different ICOUT values.
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[W/L]1,4=0.2*[W/L]2,3
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Figure 13: The dependence of the IC of the output transistor M4 of the 4 MOS
squarer of Figure 2 upon the aspect ratio of the devices, with [W/L]2,3 = [W/L].
Moreover, the deviation from the ideal IC has been plotted
against the input current for fixed [W/L] for all devices and con-
stant gain, which again is produced by different current combi-
nations of the transistors M2 and M3. Once again, different per-
centile deviations are observed for each biasing combinations.
In a similar attempt, for fixed IIN and IO currents, the ICs
of the output transistors M4 of the 4 MOS squarer of Figure 2
and M6 of the 6 MOS multiplier/divider of Figure 3 have been
plotted against their aspect ratio. Equations (15) and (24) have
been employed for the computation of the ideal and EKV-based
IC of the 4 MOS squarer, while equations (17) and (29) have
been used for the 6 MOS multiplier/divider case. The results
obtained for the two circuits can be seen in Figure 13 and Figure
14, respectively.
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Figure 14: The dependence of the IC of the output transistor M6 of the 6
MOS multiplier / divider of Figure 3 upon the aspect ratio of the devices, with
[W/L]2,3,4,5 = [W/L].
5.1. The “Hidden” Non-Ideality Factor
Based on the detailed analysis of Section 4 and verified by
the previous qualitative results, it can be concluded that a “non-
ideality factor” is nested within the relations codifying the ideal
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operation of each TL circuit; consider for example relations
(21), (24) and (29). More specifically: whereas for the ideal
case the TL expression takes the well-known form:∏
k,CW
αk∏
j,CCW
α j
∏
j,CCW
I j∏
k,CW
Ik
= 1. (37)
When EKV - related terms are taken into consideration (and
under the assumptions been made for X, as shown is Section 2),
the circuit will not realise the ideal behaviour shown in (37).
The EKV model introduces a “non-ideality factor” and the ex-
pression codifying the TL circuit’s operation takes now the fol-
lowing form:
∏
k,CW
αk∏
j,CCW
α j
∏
j,CCW
I j∏
k,CW
Ik︸              ︷︷              ︸
ideal factor
1 + ∑
j,CCW
√
IC j
1 + ∑
k,CW
√
ICk
︸                 ︷︷                 ︸
non-ideality factor
= 1. (38)
The target function of the TL circuit defines its topology
whose ideal behaviour is governed by the ideal factor in (38).
However, the realisation of high-performance TL circuits devi-
ating as little as possible from the targeted, ideal response calls
for the consideration of the “non-ideality factor” of (38). Note
that the multiplicative nature of the “non-ideality factor” leads
to the conclusion that a deviation µ% from unity translates di-
rectly to µ% deviation from the ideal behaviour. Consequently,
the non-ideality factor needs to deviate as little as possible from
unity for a given topology. In practice, this means that:∑
j,CCW
√
IC j ≈
∑
k,CW
√
ICk. (39)
Relation (39) suggests that so long as the summation of
the square roots of the ICs of the clockwise MOSTs balances
the summation of the square roots of the ICs of the counter-
clockwise ones, the topology’s deviation from ideality will be
minimal. What is useful to stretch is that the equality (39) refers
to summations of ICs and not to equalities of individual device
ICs. Intriguingly, (39) bears a resemblance to the MOS TLP
relation originating from the quadratic behaviour of strongly-
inverted MOSTs in saturation [20].
6. Optimisation Techniques For Translinear Topologies
From equation (38), the reader can realise that the presence
of the “non-ideality factor” is mainly responsible for deviations
from ideality shown in previous results. Therefore, in order
to obtain the optimal performance in the aforementioned TL
topologies, this “non-ideality factor” needs to be minimised,
as shown in (39) and implied in (38). A typical approach to
this problem would be the increase of the aspect ratios of all
devices in a TL loop. However, as it will be shown in the next
paragraphs, such an action would lead to sub-optimal solutions.
In addition, such an increase of the geometrical characteristics
of the devices would directly translate to bigger chip sizes; a
result that is not favoured in VLSI applications.
Exploiting equations (21), (24), (29), (38) and (39), a math-
ematical system can be created, capable of computing the opti-
mal aspect ratio combinations that nullify the effect of the “non-
ideality factor” of the EKV-based model. In the following para-
graphs, two categories of optimisation results will be shown for
each TL topology, each one stemming from the aforementioned
optimisation system and targeting a different circuital parame-
ter. In the first category of results, the percentile deviation be-
tween the IC of the output transistor of the EKV-based model
and the ideal one are displayed versus the aspect ratios of the
devices in each TL loop. In the second category of optimi-
sation results, the percentile deviation between the IC of the
output transistor of the EKV-based model and the ideal one are
displayed against the input current of each TL topology, for dif-
ferent [W/L] combinations.
It is worth mentioning that with respect to the first category
of results, the aspect ratios of the devices of each TL circuit
have been separated into two groups, where each group con-
tains an equal number of clockwise and anti-clockwise tran-
sistors. For the sake of clarity and due to limited space, only
one combination of aspect ratios has been selected to be shown
for each category of circuits. More specifically, for the 4 MOS
multiplier/divider of Figure 1 and the 4 MOS squarer of Figure
2 the pairs M1-M4 and M2-M3 have been selected to be equal,
while for the 6 MOS multiplier/divider of Figure 3, the groups
M1-M6 and M2-M3-M4-M5 have the same size. Similar results
are obtained for any other aspect ratio combinations between
the devices of the TL topology, as long as these combinations
comply with the TLP regarding the anti- and clockwise devices’
grouping.
Beginning with the presentation of the optimisation results
for the 4 MOS multiplier/divider of Figure 1, Figure 15 pro-
vides counter-intuitive quantitative graphs. More specifically,
Figure 15a - Figure 15d illustrate the percentile deviation be-
tween the ideal and EKV-based IC of the output device M4,
for four different cases, each one generated by a different IIN
current. The deviation is plotted against the aspect ratio pa-
rameter, for five device aspect ratio combinations. As it can be
seen from the Figures, for a given input current, only one [W/L]
combination is nullifying the difference between the ideal and
the EKV-based calculated IC. These results are independent of
the gain value that has been selected. On the other hand, Figure
15e - Figure 15h reveal the other side of the same coin. Four
distinct cases are presented again, only this time the aspect ra-
tio combination of the TL devices is fixed and the input current
IIN is being swept. Again, the interested reader can verify that
no matter what the value of the [W/L] parameter is, for a given
aspect ratio combination, the deviation between the ideal and
the EKV-based IC is nullified for a single IIN current value. A
qualitative Table that defines the value of the aspect ratios of the
devices for the 4 MOS multiplier/divider of Figure 1 for any in-
put current IIN is provided by Table 9. Finally, it needs to be
mentioned that for all simulation results shown in Figure 15,
the current I3 = M has been set equal to 10nA.
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(a) Case 1: IIN = 1nA, where [W/L]2,3 = [W/L].
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(b) Case 2: IIN = 10nA, where [W/L]2,3 = [W/L].
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(c) Case 3: IIN = 20nA, where [W/L]2,3 = [W/L].
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(d) Case 4: IIN = 40nA, where [W/L]2,3 = [W/L].
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(e) Case 5: [W/L] = [W/L]2,3=10*[W/L]1,4.
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(f) Case 6: [W/L] = [W/L]2,3=[W/L]1,4.
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(g) Case 7: [W/L] = [W/L]2,3=0.5*[W/L]1,4.
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(h) Case 8: [W/L] = [W/L]2,3=0.25*[W/L]1,4.
Figure 15: Optimisation results for the 4 MOS multiplier/divider of Figure 1. For given IIN current, only one combination of aspect ratios is cancelling the
“non-ideality factor”, leading to optimum results. Although the results are independent of the gain value, the value of 10 has been selected for the provided results.
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(a) Case 1: IIN = 1nA, where [W/L]2,3 = [W/L].
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(b) Case 2: IIN = 5nA, where [W/L]2,3 = [W/L].
[W/L]1,4=2.5*[W/L]2,3
[W/L]1,4=5*[W/L]2,3
[W/L]1,4=10*[W/L]2,3
[W/L]1,4=20*[W/L]2,3
[W/L]1,4=25*[W/L]2,3
0 10 20 30 40 50
- 15
- 10
- 5
0
5
10
[W/L]
D
ev
ia
tio
n
(%
)
(c) Case 3: IIN = 10nA, where [W/L]2,3 = [W/L].
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(d) Case 4: IIN = 20nA, where [W/L]2,3 = [W/L].
[W/L]=1
[W/L]=7
[W/L]=100
5 10 15 20 25 30
0
5
10
15
20
25
IIN (nA)
D
ev
ia
tio
n
(%
)
(e) Case 5: [W/L] = [W/L]2,3=0.2*[W/L]1,4.
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(f) Case 6: [W/L] = [W/L]2,3=0.1*[W/L]1,4.
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(g) Case 7: [W/L] = [W/L]2,3=0.05*[W/L]1,4.
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(h) Case 8: [W/L] = [W/L]2,3=0.033*[W/L]1,4.
Figure 16: Optimisation results for the 4 MOS squarer of Figure 2. For given IIN current, only one combination of aspect ratios is cancelling the “non-ideality
factor”, leading to optimum results.
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[W/L]1,6=2*[W/L]2,3,4,5
[W/L]1,6=5*[W/L]2,3,4,5
[W/L]1,6=10*[W/L]2,3,4,5
[W/L]1,6=20*[W/L]2,3,4,5
[W/L]1,6=40*[W/L]2,3,4,5
0 10 20 30 40 50
- 15
- 10
- 5
0
5
[W/L]
D
ev
ia
tio
n
(%
)
(b) Case 2: IIN = 2.75nA, where [W/L]2,3,4,5 = [W/L].
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(c) Case 3: IIN = 6.5nA, where [W/L]2,3,4,5 = [W/L].
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(d) Case 4: IIN = 9.5nA, where [W/L]2,3,4,5 = [W/L].
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(e) Case 5: [W/L] = [W/L]2,3,4,5=0.4*[W/L]1,6.
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(f) Case 6: [W/L] = [W/L]2,3,4,5=0.2*[W/L]1,6.
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(g) Case 7: [W/L] = [W/L]2,3,4,5=0.1*[W/L]1,6.
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(h) Case 8: [W/L] = [W/L]2,3,4,5=0.05*[W/L]1,6.
Figure 17: Optimisation results for the 6 MOS multiplier/divider of Figure 3. For given IIN current, only one combination of aspect ratios is cancelling the
“non-ideality factor”, leading to optimum results.
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Table 9: List of indicative optimal [W/L] configurations for the 4-MOS multi-
plier depending on the input current IIN , when M = 10nA.
IIN [nA] Optimal Configuration
ICoutEKV = ICoutIdeal
1 [W/L]1,4 = 0.1 ∗ [W/L]2,3
10 [W/L]1,4 = 1 ∗ [W/L]2,3
20 [W/L]1,4 = 2 ∗ [W/L]2,3
40 [W/L]1,4 = 4 ∗ [W/L]2,3
80 [W/L]1,4 = 8 ∗ [W/L]2,3
100 [W/L]1,4 = 10 ∗ [W/L]2,3
In an attempt to generalise the results of Table 9, the qual-
itative relation (40) has been derived, which provides a useful
design rule concerning the ideal operation of the 4 MOS mul-
tiplier/divider for a given input current and gain. The effect of
the current I3 = M in (40) can be seen also in the simulation
results shown in Figure 12b of the previous section.
[W/L]1,4 =
IIN(nA)
M(nA)
∗ [W/L]2,3. (40)
It is worth noting that as mentioned earlier, the results in
Figure 15 quantitatively verify that a significant increase of all
the [W/L] values of all transistors in the TL loop will lead to
significant deviations of the output device IC from ideality, in-
stead of minimising them.
In a similar attempt, the same procedure has been followed
for the optimisation results of the 4 MOS squarer and the 6
MOS multiplier/divider TL circuits. Figure 16 and Figure 17,
respectively, display the same two categories of results, as Fig-
ure 15. Again, unique combinations of aspect ratios - input cur-
rents are observed, thus providing the collective optimisation
Tables, Table 10 and Table 11.
Table 10: List of indicative optimal [W/L] configurations for the 4 MOS squarer
depending on the input current IIN .
IIN [nA] Optimal Configuration
ICoutEKV = ICoutIdeal
1 Any combination leads
to optimum results
5 [W/L]1,4 = 5 ∗ [W/L]2,3
10 [W/L]1,4 = 10 ∗ [W/L]2,3
15 [W/L]1,4 = 15 ∗ [W/L]2,3
20 [W/L]1,4 = 20 ∗ [W/L]2,3
25 [W/L]1,4 = 25 ∗ [W/L]2,3
After a careful observation of the results shown in Figure
16, summarised in Table 10, relation (41) has been derived,
providing a useful design rule to the user, when it comes to
the proper selection of aspect ratios for given input currents for
the 4 MOS squarer of Figure 2.
Table 11: List of indicative optimal [W/L] configurations for the 6 MOS multi-
plier/divider depending on the input current IIN .
IIN [nA] Optimal Configuration
ICoutEKV = ICoutIdeal
1 Any combination leads
to optimum results
1.75 [W/L]1,6 = 2.5 ∗ [W/L]2,3,4,5
2.75 [W/L]1,6 = 5 ∗ [W/L]2,3,4,5
5.25 [W/L]1,6 = 10 ∗ [W/L]2,3,4,5
6.5 [W/L]1,6 = 20 ∗ [W/L]2,3,4,5
9.5 [W/L]1,6 = 40 ∗ [W/L]2,3,4,5
[W/L]1,4 = IIN(nA) ∗ [W/L]2,3. (41)
The high nonlinearity of the 6 MOS multiplier/divider cir-
cuit led to non-integer values of input current - aspect ratio
combinations, as it can be seen from Table 11. Nonlinear least
squares power fitting of the results, produced the following re-
lation for the optimisation of the specific circuit.
[W/L]1,6 =
0.561
√
IIN(nA)
1.219
∗ [W/L]2,3,4,5. (42)
7. Summary
By now it should be clear that the impact of transistor-level
design parameters upon performance (e.g. gain, distortion - lev-
els) or upon the ideal behaviour can be such, that can certainly
not be predicted by the “conventional” ideal equations. The
indeed counter-intuitive simulation results underline the need
to consider the effect of the transistor-level design parameters
more carefully, when a TL topology (static or dynamic) needs
to be realised.
Thanks to the EKV-based model illustrated in this paper, the
input current - aspect ratio combinations that have been defined,
will allow the engineer to design an optimised TL topology that
nullifies the deviation between the ideal and realistic operation
of the devices. In other words, a more accurate version of the
TLP has been articulated, summarised by (38). This EKV-based
TLP, led to the design rules (40), (41) and (42).
When considering (38), it is useful to bear in mind that:
i) a “small” drain current does not necessarily guarantee a
“small” IC value. It depends on the aspect ratio of the
device it flows through;
ii) conversely and similarly, a “large” drain current does not
necessarily lead to a “large” IC value;
iii) WI operation is achieved not because of “small” current
values that the devices are called to carry, but thanks to
small IC values;
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iv) the “non-ideality factor” incorporates square roots of ICs
and not simply ICs; this means that though the IC of a
device might be “small”, that device contributes to the
“non-ideality factor” by the square root of its IC which,
when IC < 1, will result in a “larger” eventual value
in the “non-ideality factor” expression. This practically
means that because the non-ideality factor depends on the
square root of the inversion coefficient, a 10% deviation
from ideality occurs when one of the transistors reaches
an inversion coefficient of 1%, which is a current level
that is an order of magnitude smaller than the typical cur-
rent level taken to be the boundary between weak and
moderate inversion;
This paper considered the customary transistor model and
analysed the behaviour of several TL circuits in the subthresh-
old regime. For the static TL circuits category, the paper inves-
tigated in detail and discussed three generic TL blocks, while
for the dynamic TL case, we investigated the behaviour of the
logarithmic integrator and correlated its output distortion lev-
els with low-level process parameters. The symbolic approach
adopted in this paper can be expanded to describe more com-
plicated static or dynamic TL circuits since, as discussed, ret-
rospective/symmetric relations are generated with the addition
of MOST pairs in a TL loop. The symbolic relations presented
in Tables 1, 2 and 3, apart from increasing our understanding as
far as deviations from ideality are concerned, they are also pro-
cess - independent and can be used for assessing performance
without resorting to Spectre R© simulations.
Finally, the optimisation relations/design rules provided in
Section 6 illustrate the optimal aspect ratio value to the de-
signer for given input current and TL topologies, allowing later
Spectre R© simulations to generate results very close to the ideal
ones. The essence of usefulness of these optimisation relations
is that they can be expanded and tailored for the description of
custom TL topologies (static or dynamic), allowing the designer
to provide optimisation rules tailored to given topologies.
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